Raghavendra Adiga, Gandhi Arpit, Virendra Singh, Kewal K. Saluja, Hideo Fujiwara, Adit D. Singh. On Minimization of Test Application Time for RAS. In VLSI Design 2010: 23rd International Conference on VLSI Design, 9th International Conference on Embedded Systems, Bangalore, India, 3-7 January 2010. pages 393-398, IEEE, 2010. [doi]
No references recorded for this publication.
No citations of this publication recorded.