Multithreaded Architectural Support for Speculative Trace Scheduling in VLIW Processors

Manvi Agarwal, S. K. Nandy 0001, Jos T. J. van Eijndhoven, S. Balakrishanan. Multithreaded Architectural Support for Speculative Trace Scheduling in VLIW Processors. In Proceedings of the 15th Annual Symposium on Integrated Circuits and Systems Design, SBCCI 2002, Porto Alegre, Brazil, September 9-14, 2002. pages 43-48, IEEE Computer Society, 2002. [doi]

Abstract

Abstract is missing.