A 200mV to 1.2V, 4.4MHz to 6.3GHz, 48×42b 1R/1W programmable register file in 65nm CMOS - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Amit Agarwal 0001, Nilanjan Banerjee, Steven K. Hsu, Ram K. Krishnamurthy, Kaushik Roy 0001. A 200mV to 1.2V, 4.4MHz to 6.3GHz, 48×42b 1R/1W programmable register file in 65nm CMOS. In Doris Schmitt-Landsiedel, Tobias Noll, editors, 33rd European Solid-State Circuits Conference, ESSCIRC 2007, Munich, Germany, 11-13 September 2007. pages 316-319, IEEE, 2007. [doi]

This author has not been identified. Look up 'Amit Agarwal 0001' in GoogleThis author has not been identified. Look up 'Nilanjan Banerjee' in GoogleThis author has not been identified. Look up 'Steven K. Hsu' in GoogleThis author has not been identified. Look up 'Ram K. Krishnamurthy' in GoogleThis author has not been identified. Look up 'Kaushik Roy 0001' in Google

runs on WebDSL