A Low-Power 10 to 15 Gb/s Common-Gate CTLE Based on Optimized Active Inductors

Amin Aghighi, Armin Tajalli, Mohammad Taherzadeh-Sani. A Low-Power 10 to 15 Gb/s Common-Gate CTLE Based on Optimized Active Inductors. In 28th IFIP/IEEE International Conference on Very Large Scale Integration, VLSI-SOC 2020, Salt Lake City, UT, USA, October 5-7, 2020. pages 171-175, IEEE, 2020. [doi]

Abstract

Abstract is missing.