Multi-Clock Latency-Insensitive Architecture and Wrapper Synthesis

Ankur Agiwal, Montek Singh. Multi-Clock Latency-Insensitive Architecture and Wrapper Synthesis. Electronic Notes in Theoretical Computer Science, 146(2):5-28, 2006. [doi]

Authors

Ankur Agiwal

This author has not been identified. Look up 'Ankur Agiwal' in Google

Montek Singh

This author has not been identified. Look up 'Montek Singh' in Google