Test-cost optimization and test-flow selection for 3D-stacked ICs

Mukesh Agrawal, Krishnendu Chakrabarty. Test-cost optimization and test-flow selection for 3D-stacked ICs. In 31st IEEE VLSI Test Symposium, VTS 2013, Berkeley, CA, USA, April 29 - May 2, 2013. pages 1-6, IEEE Computer Society, 2013. [doi]

Abstract

Abstract is missing.