Design for built-in FPGA reliability via fine-grained 2-D error correction codes

A. Ahilan, P. Deepa. Design for built-in FPGA reliability via fine-grained 2-D error correction codes. Microelectronics Reliability, 55(9-10):2108-2112, 2015. [doi]

Authors

A. Ahilan

This author has not been identified. Look up 'A. Ahilan' in Google

P. Deepa

This author has not been identified. Look up 'P. Deepa' in Google