A. Ahilan, P. Deepa. Design for built-in FPGA reliability via fine-grained 2-D error correction codes. Microelectronics Reliability, 55(9-10):2108-2112, 2015. [doi]
No references recorded for this publication.
No citations of this publication recorded.