A novel test compression algorithm for analog circuits to decrease production costs

Seyed Nematollah Ahmadyan, Suriyaprakash Natarajan, Shobha Vasudevan. A novel test compression algorithm for analog circuits to decrease production costs. Integration, 58:538-548, 2017. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.