A novel test compression algorithm for analog circuits to decrease production costs

Seyed Nematollah Ahmadyan, Suriyaprakash Natarajan, Shobha Vasudevan. A novel test compression algorithm for analog circuits to decrease production costs. Integration, 58:538-548, 2017. [doi]

Possibly Related Publications

The following publications are possibly variants of this publication: