Buffered Interconnects in 3D IC Layout Design - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Mohammad A. Ahmed, Sucheta Mohapatra, Malgorzata Chrzanowska-Jeske. Buffered Interconnects in 3D IC Layout Design. In Baris Taskin, Tsung-Yi Ho, editors, Proceedings of the 18th System Level Interconnect Prediction Workshop, SLIP 2016, Austin, TX, USA, June 4, 2016. ACM, 2016. [doi]

This author has not been identified. Look up 'Mohammad A. Ahmed' in GoogleThis author has not been identified. Look up 'Sucheta Mohapatra' in GoogleThis author has not been identified. Look up 'Malgorzata Chrzanowska-Jeske' in Google

runs on WebDSL