A low-jitter 1.9-V CMOS PLL for UltraSPARC microprocessor applications

Hee-Tae Ahn, David J. Allstot. A low-jitter 1.9-V CMOS PLL for UltraSPARC microprocessor applications. J. Solid-State Circuits, 35(3):450-454, 2000. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.