Finding the Energy Efficient Curve: Gate Sizing for Minimum Power under Delay Constraints

Yoni Aizik, Avinoam Kolodny. Finding the Energy Efficient Curve: Gate Sizing for Minimum Power under Delay Constraints. VLSI Design, 2011, 2011. [doi]

Authors

Yoni Aizik

This author has not been identified. Look up 'Yoni Aizik' in Google

Avinoam Kolodny

This author has not been identified. Look up 'Avinoam Kolodny' in Google