Finding the Energy Efficient Curve: Gate Sizing for Minimum Power under Delay Constraints

Yoni Aizik, Avinoam Kolodny. Finding the Energy Efficient Curve: Gate Sizing for Minimum Power under Delay Constraints. VLSI Design, 2011, 2011. [doi]

Abstract

Abstract is missing.