Algorithms for Estimating Number of Glitches and Dynamic Power in CMOS Circuits with Delay Variations

Jins D. Alexander, Vishwani D. Agrawal. Algorithms for Estimating Number of Glitches and Dynamic Power in CMOS Circuits with Delay Variations. In IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2009, 13-15 May 2009, Tampa, Florida, USA. pages 127-132, IEEE Computer Society, 2009. [doi]

Authors

Jins D. Alexander

This author has not been identified. Look up 'Jins D. Alexander' in Google

Vishwani D. Agrawal

This author has not been identified. Look up 'Vishwani D. Agrawal' in Google