Algorithms for Estimating Number of Glitches and Dynamic Power in CMOS Circuits with Delay Variations - researchr publication

researchr

You are not signed in
Sign in
Sign up

Jins D. Alexander, Vishwani D. Agrawal. Algorithms for Estimating Number of Glitches and Dynamic Power in CMOS Circuits with Delay Variations. In IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2009, 13-15 May 2009, Tampa, Florida, USA. pages 127-132, IEEE Computer Society, 2009. [doi]

Abstract is missing.

runs on WebDSL