Modeling and Realization of the Floating Point Inverse Square Root, Square Root, and Division unit (fP ISD) Using VHDL and FPGAs - researchr publication

researchr

You are not signed in
Sign in
Sign up

Jaafar Alghazo. Modeling and Realization of the Floating Point Inverse Square Root, Square Root, and Division unit (fP ISD) Using VHDL and FPGAs. In Hamid R. Arabnia, Mary Mehrnoosh Eshaghian-Wilner, editors, Proceedings of the 2006 International Conference on Computer Design & Conference on Computing in Nanotechnology, CDES 2006, Las Vegas, Nevada, USA, June 26-29, 2006. pages 39-45, CSREA Press, 2006.

Abstract is missing.

runs on WebDSL