New Energy Efficient Reconfigurable FIR Filter Architecture and Its VLSI Implementation

Naushad Ali, Bharat Garg. New Energy Efficient Reconfigurable FIR Filter Architecture and Its VLSI Implementation. In Brajesh Kumar Kaushik, Sudeb Dasgupta, Virendra Singh, editors, VLSI Design and Test - 21st International Symposium, VDAT 2017, Roorkee, India, June 29 - July 2, 2017, Revised Selected Papers. Volume 711 of Communications in Computer and Information Science, pages 519-532, Springer, 2017. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.