High performance analog and digital PLL design

T. M. Almaida, Moisés S. Piedade. High performance analog and digital PLL design. In International Symposium on Circuits and Systems (ISCAS 1999), May 30 - June 2, 1999, Orlando, Florida, USA. pages 394-397, IEEE, 1999. [doi]

Authors

T. M. Almaida

This author has not been identified. Look up 'T. M. Almaida' in Google

Moisés S. Piedade

This author has not been identified. Look up 'Moisés S. Piedade' in Google