Rajeev Alur, Salar Moarref, Ufuk Topcu. Counter-strategy guided refinement of GR(1) temporal logic specifications. In Formal Methods in Computer-Aided Design, FMCAD 2013, Portland, OR, USA, October 20-23, 2013. pages 26-33, IEEE, 2013. [doi]
Abstract is missing.