Three Dimensional FPGA Architecture with Fewer TSVs

Motoki Amagasaki, Masato Ikebe, Qian Zhao 0001, Masahiro Iida, Toshinori Sueyoshi. Three Dimensional FPGA Architecture with Fewer TSVs. IEICE Transactions, 101-D(2):278-287, 2018. [doi]

Authors

Motoki Amagasaki

This author has not been identified. Look up 'Motoki Amagasaki' in Google

Masato Ikebe

This author has not been identified. Look up 'Masato Ikebe' in Google

Qian Zhao 0001

This author has not been identified. Look up 'Qian Zhao 0001' in Google

Masahiro Iida

This author has not been identified. Look up 'Masahiro Iida' in Google

Toshinori Sueyoshi

This author has not been identified. Look up 'Toshinori Sueyoshi' in Google