High-speed binary coded decimal digit multipliers with multiple error detection

Zahra Yazdanian Amiri, Mojtaba Valinataj. High-speed binary coded decimal digit multipliers with multiple error detection. Integration, 93:102073, November 2023. [doi]

Abstract

Abstract is missing.