Simulation techniques for noise-analysis in the PLL design process

Jens Anders, Wolfgang Mathis. Simulation techniques for noise-analysis in the PLL design process. In International Symposium on Circuits and Systems (ISCAS 2006), 21-24 May 2006, Island of Kos, Greece. IEEE, 2006. [doi]

Abstract

Abstract is missing.