High throughput architecture for low density parity check (LDPC) encoder

Silvia Anggraeni, Fawnizu Azmadi Hussin, Varun Jeoti. High throughput architecture for low density parity check (LDPC) encoder. In IEEE 56th International Midwest Symposium on Circuits and Systems, MWSCAS 2013, Columbus, OH, USA, August 4-7, 2013. pages 948-951, IEEE, 2013. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.