A 14-bit 100MS/s pipelined A/D converter with 2b interstage redundancy

Kun Ao, Yajuan He, Liang Li, Yuxin Wang, Qiang Li. A 14-bit 100MS/s pipelined A/D converter with 2b interstage redundancy. In 2014 International Symposium on Integrated Circuits (ISIC), Singapore, December 10-12, 2014. pages 83-86, IEEE, 2014. [doi]

Authors

Kun Ao

This author has not been identified. Look up 'Kun Ao' in Google

Yajuan He

This author has not been identified. Look up 'Yajuan He' in Google

Liang Li

This author has not been identified. Look up 'Liang Li' in Google

Yuxin Wang

This author has not been identified. Look up 'Yuxin Wang' in Google

Qiang Li

This author has not been identified. Look up 'Qiang Li' in Google