A 3-nm 27.6-Mbit/mm2 Self-timed SRAM Enabling 0.48 - 1.2 V Wide Operating Range with Far-end Pre-charge and Weak-Bit Tracking - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Yumito Aoyagi, Makoto Yabuuchi, Tomotaka Tanaka, Yuichiro Ishii, Yoshiaki Osada, Takaaki Nakazato, Koji Nii, Isabel Wang, Yu-Hao Hsu, Hong-Chen Cheng, Hung-Jen Liao, Tsung-Yung Jonathan Chang. A 3-nm 27.6-Mbit/mm2 Self-timed SRAM Enabling 0.48 - 1.2 V Wide Operating Range with Far-end Pre-charge and Weak-Bit Tracking. In 2023 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits), Kyoto, Japan, June 11-16, 2023. pages 1-2, IEEE, 2023. [doi]

This author has not been identified. Look up 'Yumito Aoyagi' in GoogleThis author has not been identified. Look up 'Makoto Yabuuchi' in GoogleThis author has not been identified. Look up 'Tomotaka Tanaka' in GoogleThis author has not been identified. Look up 'Yuichiro Ishii' in GoogleThis author has not been identified. Look up 'Yoshiaki Osada' in GoogleThis author has not been identified. Look up 'Takaaki Nakazato' in GoogleThis author has not been identified. Look up 'Koji Nii' in GoogleThis author has not been identified. Look up 'Isabel Wang' in GoogleThis author has not been identified. Look up 'Yu-Hao Hsu' in GoogleThis author has not been identified. Look up 'Hong-Chen Cheng' in GoogleThis author has not been identified. Look up 'Hung-Jen Liao' in GoogleThis author has not been identified. Look up 'Tsung-Yung Jonathan Chang' in Google

runs on WebDSL