Chip-level modeling with HDLs

J. R. Armstrong. Chip-level modeling with HDLs. IEEE Design & Test of Computers, 5(1):8-18, 1988. [doi]

Abstract

Abstract is missing.