Real time all intra HEVC HD encoder on FPGA - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Sachille Atapattu, Namitha Liyanage, Nisal Menuka, Ishantha Perera, Ajith Pasqual. Real time all intra HEVC HD encoder on FPGA. In 27th IEEE International Conference on Application-specific Systems, Architectures and Processors, ASAP 2016, London, United Kingdom, July 6-8, 2016. pages 191-195, IEEE Computer Society, 2016. [doi]

This author has not been identified. Look up 'Sachille Atapattu' in GoogleThis author has not been identified. Look up 'Namitha Liyanage' in GoogleThis author has not been identified. Look up 'Nisal Menuka' in GoogleThis author has not been identified. Look up 'Ishantha Perera' in GoogleThis author has not been identified. Look up 'Ajith Pasqual' in Google

runs on WebDSL