A. Ayres, Olivier Rozeau, B. Borot, Laurent Fesquet, Maud Vinet. Delay partitioning helps reducing variability in 3DVLSI. In nd European Solid-State Circuits Conference, Lausanne, Switzerland, September 12-15, 2016. pages 75-78, IEEE, 2016. [doi]
Abstract is missing.