A Low-Cost BIST Architecture for Linear Histogram Testing of ADCs

Florence Azaïs, Serge Bernard, Yves Bertrand, Michel Renovell. A Low-Cost BIST Architecture for Linear Histogram Testing of ADCs. J. Electronic Testing, 17(2):139-147, 2001. [doi]

Abstract

Abstract is missing.