Efficient pipelined tunable heterodyne notch filter implementation in FPGAs

Asad Azam, Dhinesh Sasidaran, Karl E. Nelson, Gary E. Ford, Louis G. Johnson, Michael A. Soderstrand. Efficient pipelined tunable heterodyne notch filter implementation in FPGAs. In IEEE International Symposium on Circuits and Systems, ISCAS 2000, Emerging Technologies for the 21st Century, Geneva, Switzerland, 28-31 May 2000, Proceedings. pages 373-376, IEEE, 2000. [doi]

Authors

Asad Azam

This author has not been identified. Look up 'Asad Azam' in Google

Dhinesh Sasidaran

This author has not been identified. Look up 'Dhinesh Sasidaran' in Google

Karl E. Nelson

This author has not been identified. Look up 'Karl E. Nelson' in Google

Gary E. Ford

This author has not been identified. Look up 'Gary E. Ford' in Google

Louis G. Johnson

This author has not been identified. Look up 'Louis G. Johnson' in Google

Michael A. Soderstrand

This author has not been identified. Look up 'Michael A. Soderstrand' in Google