Dynamic reduction of voltage margins by leveraging on-chip ECC in Itanium II processors

Anys Bacha, Radu Teodorescu. Dynamic reduction of voltage margins by leveraging on-chip ECC in Itanium II processors. In Avi Mendelson, editor, The 40th Annual International Symposium on Computer Architecture, ISCA'13, Tel-Aviv, Israel, June 23-27, 2013. pages 297-307, ACM, 2013. [doi]

Abstract

Abstract is missing.