Breaking the Power-Delay Tradeoff: Design of Low-Power High-Speed MOS Current-Mode Logic Circuits Operating with Reduced Supply Voltage - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Stéphane Badel, Yusuf Leblebici. Breaking the Power-Delay Tradeoff: Design of Low-Power High-Speed MOS Current-Mode Logic Circuits Operating with Reduced Supply Voltage. In International Symposium on Circuits and Systems (ISCAS 2007), 27-20 May 2007, New Orleans, Louisiana, USA. pages 1871-1874, IEEE, 2007. [doi]

This author has not been identified. Look up 'Stéphane Badel' in GoogleThis author has not been identified. Look up 'Yusuf Leblebici' in Google

runs on WebDSL