The High-Performance Convolution Design and Implementation Using Parallel Memory Processing and Shift Register Pipeline

Youngseok Baek, Bontae Koo. The High-Performance Convolution Design and Implementation Using Parallel Memory Processing and Shift Register Pipeline. In International Conference on Electronics, Information, and Communication, ICEIC 2024, Taipei, Taiwan, January 28-31, 2024. pages 1-4, IEEE, 2024. [doi]

Abstract

Abstract is missing.