Via-Switch FPGA: 65-nm CMOS Implementation and Evaluation

Xu Bai, Naoki Banno, Makoto Miyamura, Ryusuke Nebashi, Koichiro Okamoto, Hideaki Numata, Noriyuki Iguchi, Masanori Hashimoto, Tadahiko Sugibayashi, Toshitsugu Sakamoto, Munehiro Tada. Via-Switch FPGA: 65-nm CMOS Implementation and Evaluation. J. Solid-State Circuits, 57(7):2250-2262, 2022. [doi]

Authors

Xu Bai

This author has not been identified. Look up 'Xu Bai' in Google

Naoki Banno

This author has not been identified. Look up 'Naoki Banno' in Google

Makoto Miyamura

This author has not been identified. Look up 'Makoto Miyamura' in Google

Ryusuke Nebashi

This author has not been identified. Look up 'Ryusuke Nebashi' in Google

Koichiro Okamoto

This author has not been identified. Look up 'Koichiro Okamoto' in Google

Hideaki Numata

This author has not been identified. Look up 'Hideaki Numata' in Google

Noriyuki Iguchi

This author has not been identified. Look up 'Noriyuki Iguchi' in Google

Masanori Hashimoto

This author has not been identified. Look up 'Masanori Hashimoto' in Google

Tadahiko Sugibayashi

This author has not been identified. Look up 'Tadahiko Sugibayashi' in Google

Toshitsugu Sakamoto

This author has not been identified. Look up 'Toshitsugu Sakamoto' in Google

Munehiro Tada

This author has not been identified. Look up 'Munehiro Tada' in Google