Researchr is a web site for finding, collecting, sharing, and reviewing scientific publications, for researchers by researchers.
Sign up for an account to create a profile with publication list, tag and review your related work, and share bibliographies with your co-authors.
Xu Bai, Nobuaki Okada, Michitaka Kameyama. A Digit-Serial Reconfigurable VLSI Based on Quaternary Inter-Cell Data Transfer Scheme. Multiple-Valued Logic and Soft Computing, 20(1-2):1-18, 2012. [doi]
Possibly Related PublicationsThe following publications are possibly variants of this publication: Design of a Logic-in-Memory Multiple-Valued Reconfigurable VLSI Based on a Bit-Serial Packet Data Transfer SchemeShintaro Harada, Xu Bai, Michitaka Kameyama, Yoshichika Fujioka. ismvl 2014: 214-219 [doi] A Bit-Serial Reconfigurable VLSI Based on a Multiple-Valued X-Net Data Transfer SchemeXu Bai, Michitaka Kameyama. ieicet, 96-D(7):1449-1456, 2013. [doi] VLSI architecture based on packet data transfer scheme and its applicationYuya Homma, Michitaka Kameyama, Yoshichika Fujioka, Nobuhiro Tomabechi. iscas 2005: 1786-1789 [doi]
The following publications are possibly variants of this publication: