Arindam Banerjee, Debesh Kumar Das. Squarer design with reduced area and delay. In 19th International Symposium on VLSI Design and Test, VDAT 2015, Ahmedabad, India, June 26-29, 2015. pages 1-6, IEEE, 2015. [doi]
No reviews for this publication, yet.