H.264 video decoder implemented on FPGAs using 3×3 and 2×2 networks-on-chip

Ian J. Barge, Cristinel Ababei. H.264 video decoder implemented on FPGAs using 3×3 and 2×2 networks-on-chip. In International Conference on ReConFigurable Computing and FPGAs, ReConFig 2017, Cancun, Mexico, December 4-6, 2017. pages 1-6, IEEE, 2017. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.