Hareesh-Reddy Basireddy, Karthikeya Challa, Tooraj Nikoubin. Hybrid Logical Effort for Hybrid Logic Style Full Adders in Multistage Structures. IEEE Trans. VLSI Syst., 27(5):1138-1147, 2019. [doi]
No references recorded for this publication.
No citations of this publication recorded.