Sanjib Basu, Dror Lazar, Rupesh Pothineni. Design Techniques of High Speed PHY using Highly compact FOVEROS Through Silicon Via. In IEEE International Symposium on Circuits and Systems, ISCAS 2022, Austin, TX, USA, May 27 - June 1, 2022. pages 2542-2546, IEEE, 2022. [doi]
@inproceedings{BasuLP22,
title = {Design Techniques of High Speed PHY using Highly compact FOVEROS Through Silicon Via},
author = {Sanjib Basu and Dror Lazar and Rupesh Pothineni},
year = {2022},
doi = {10.1109/ISCAS48785.2022.9937221},
url = {https://doi.org/10.1109/ISCAS48785.2022.9937221},
researchr = {https://researchr.org/publication/BasuLP22},
cites = {0},
citedby = {0},
pages = {2542-2546},
booktitle = {IEEE International Symposium on Circuits and Systems, ISCAS 2022, Austin, TX, USA, May 27 - June 1, 2022},
publisher = {IEEE},
isbn = {978-1-6654-8485-5},
}