Automatic testcase synthesis and performance model validation for high performance PowerPC processors - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Robert H. Bell Jr., Rajiv R. Bhatia, Lizy K. John, Jeff Stuecheli, John Griswell, Paul Tu, Louis Capps, Anton Blanchard, Ravel Thai. Automatic testcase synthesis and performance model validation for high performance PowerPC processors. In 2006 IEEE International Symposium on Performance Analysis of Systems and Software, ISPASS 2006, March 19-21, 2006, Austin, Texas, USA, Proceedings. pages 154-165, IEEE Computer Society, 2006. [doi]

This author has not been identified. Look up 'Robert H. Bell Jr.' in GoogleThis author has not been identified. Look up 'Rajiv R. Bhatia' in GoogleThis author has not been identified. Look up 'Lizy K. John' in GoogleThis author has not been identified. Look up 'Jeff Stuecheli' in GoogleThis author has not been identified. Look up 'John Griswell' in GoogleThis author has not been identified. Look up 'Paul Tu' in GoogleThis author has not been identified. Look up 'Louis Capps' in GoogleThis author has not been identified. Look up 'Anton Blanchard' in GoogleThis author has not been identified. Look up 'Ravel Thai' in Google

runs on WebDSL