Unifying Wire and Time Scheduling for Highlevel Synthesis

Yosi Ben-Asher, Irina Lipov. Unifying Wire and Time Scheduling for Highlevel Synthesis. In 12th IEEE International Symposium on Embedded Multicore/Many-core Systems-on-Chip, MCSoC 2018, Hanoi, Vietnam, September 12-14, 2018. pages 28-35, IEEE Computer Society, 2018. [doi]

Authors

Yosi Ben-Asher

This author has not been identified. Look up 'Yosi Ben-Asher' in Google

Irina Lipov

This author has not been identified. Look up 'Irina Lipov' in Google