Automatic Generation of Design Constraints in Verifying High Performance Embedded Dynamic Circuits

Jayanta Bhadra, Narayanan Krishnamurthy. Automatic Generation of Design Constraints in Verifying High Performance Embedded Dynamic Circuits. In Proceedings IEEE International Test Conference 2002, Baltimore, MD, USA, October 7-10, 2002. pages 213-222, IEEE Computer Society, 2002. [doi]

Abstract

Abstract is missing.