In-memory realization of SHA-2 using ReVAMP architecture

Debjyoti Bhattacharjee, Anirban Majumder, Anupam Chattopadhyay. In-memory realization of SHA-2 using ReVAMP architecture. In 34th International Conference on VLSI Design and 20th International Conference on Embedded Systems, VLSID 2021, Guwahati, India, February 20-24, 2021. pages 47-53, IEEE, 2021. [doi]

Authors

Debjyoti Bhattacharjee

This author has not been identified. Look up 'Debjyoti Bhattacharjee' in Google

Anirban Majumder

This author has not been identified. Look up 'Anirban Majumder' in Google

Anupam Chattopadhyay

This author has not been identified. Look up 'Anupam Chattopadhyay' in Google