Noise Margins of Threshold Logic Gates containing Resonant Tunneling Diodes

Mayukh Bhattacharya, Pinaki Mazumder. Noise Margins of Threshold Logic Gates containing Resonant Tunneling Diodes. In 8th Great Lakes Symposium on VLSI (GLS-VLSI 98), 19-21 February 1998, Lafayette, LA, USA. pages 65-70, IEEE Computer Society, 1998. [doi]

Possibly Related Publications

The following publications are possibly variants of this publication: