Sambuddha Bhattacharya, C.-J. Richard Shi. Concurrent logic and interconnect delay estimation of MOS circuits by mixed algebraic and Boolean symbolic analysis. In ISCAS (3). pages 660-663, 2003. [doi]
No references recorded for this publication.
No citations of this publication recorded.