A minimum total power methodology for projecting limits on CMOS GSI

Azeez J. Bhavnagarwala, Blanca Austin, Keith A. Bowman, James D. Meindl. A minimum total power methodology for projecting limits on CMOS GSI. IEEE Trans. VLSI Syst., 8(3):235-251, 2000. [doi]

Authors

Azeez J. Bhavnagarwala

This author has not been identified. Look up 'Azeez J. Bhavnagarwala' in Google

Blanca Austin

This author has not been identified. Look up 'Blanca Austin' in Google

Keith A. Bowman

This author has not been identified. Look up 'Keith A. Bowman' in Google

James D. Meindl

This author has not been identified. Look up 'James D. Meindl' in Google