Sunitha Bhukya, Bheema Rao Nistala. Design optimization of junctionless bottom spacer tapered FinFET: Device to circuit level implementation. Microelectronics Journal, 139:105907, September 2023. [doi]
No references recorded for this publication.
No citations of this publication recorded.