Universal Equivalent Model for Real-Time CPU/FPGA Co-Simulation of Hybrid Cascaded Multilevel Converters - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Levi Bieber, Liwei Wang 0002, Juri Jatskevich, Wei Li 0097. Universal Equivalent Model for Real-Time CPU/FPGA Co-Simulation of Hybrid Cascaded Multilevel Converters. IEEE Access, 11:4228-4241, 2023. [doi]

This author has not been identified. Look up 'Levi Bieber' in GoogleThis author has not been identified. Look up 'Liwei Wang 0002' in GoogleThis author has not been identified. Look up 'Juri Jatskevich' in GoogleThis author has not been identified. Look up 'Wei Li 0097' in Google

runs on WebDSL