FPGA Hardware Acceleration of a Phylogenetic Tree Reconstruction with Maximum Parsimony Algorithm

Henry Block, Tsutomu Maruyama. FPGA Hardware Acceleration of a Phylogenetic Tree Reconstruction with Maximum Parsimony Algorithm. IEICE Transactions, 100-D(2):256-264, 2017. [doi]

Authors

Henry Block

This author has not been identified. Look up 'Henry Block' in Google

Tsutomu Maruyama

This author has not been identified. Look up 'Tsutomu Maruyama' in Google